


Register File



RR - read reg #
 RD - read data value


WR - write register

WD - write data

WE - write enable

on a single clock cycle:

- 1) read up to two reg values
- 2) write at most to one register



ALU Arithmetic Logic Unit

